three-level neutral-point (NP)-clamped (3L-NPC) converter is a promising multilevel topology in the application of megawatt wind power generation systems. However, the growing requirements by grid codes may impose high stress and even give reliability problem to this converter topology. This paper investigates the loss and thermal performances of a 10-MW 3L-NPC wind power inverter undergoing low-voltage ride-through (LVRT) operation. A series of new space vector modulation methods is then proposed to relocate the thermal loading among the power switching devices. It is concluded that, with the proposed modulation methods, the thermal distribution in the 3L-NPC wind power inverter undergoing LVRT becomes more equal, and the junction temperature of the most stressed devices can be also relieved. Also, the control ability of the dc-bus NP potential, which is one of the crucial considerations for the 3L-NPC converter, is even more improved by the proposed modulation methods.
I. INTRODUCTION
T HE European Union is committed to source 20% of its energy from renewables by 2020 [1] . As the most promising candidate, the wind energy production integrated into the power grid is booming all over the world. Meanwhile, the power capacity of a single wind turbine is increasing continuously to reduce the price per produced kilowatthour; as the cutting-edge achievement, 7-MW offshore wind turbines have already been presented on the market [2] - [5] . Consequently, due to much more significant impacts on the power grid after a failure or a disconnection than ever before, the wind power generation system is required to be more reliable and able to withstand grid disturbances. The transmission system operators have issued stricter low-voltage ride-through (LVRT) grid codes [6] ; moreover, it is becoming a need that the wind power generation system should also provide reactive current (up to 100% rated current capacity of the converter) to contribute to the grid recovery when LVRT is present [7] . A lot of work has been done related to the control of the wind power converter to satisfy the grid codes during LVRT [8] , [9] . However, the loss and thermal performances under this condition, particularly when using megawatt full-scale power converters, are important and interesting topics needed to be clarified. It is expected that 10-MW wind turbines with permanentmagnet synchronous generator and full-scale power converter will be the next long-term target to be conquered according to the technology trends [2] - [5] . In most cases, the multilevel converter topologies will be demanded to handle such a high power with medium voltage ratings [10] - [17] . As the most commercialized multilevel converter [12] - [17] , the three-level neutral-point (NP)-clamped (NPC) (3L-NPC) topology seems to be a promising candidate for the 10-MW full-scale wind power converter [18] - [20] , as shown in Fig. 1 , where T out is the outer switch, D out is the outer freewheeling diode, T in is the inner switch, D in is the inner freewheeling diode, and D npc is the clamping diode.
One drawback of the 3L-NPC converter is the unequal loss distribution among the inner switches T in and D in , the outer switches T out and D out , and the NPC diodes D npc , as indicated in Fig. 1 . The inefficient and unequal utilization of power devices may limit the maximum achievable power, switching frequency, and reliability of the whole converter system. Some works were proposed to improve this drawback with two-level modulation at lower modulation index [21] , [22] or active NPC switches [15] - [17] . However, they have the disadvantages of either poorer control ability of the NP potential or extra power switching devices. In [23] , a modulation sequence was proposed to relieve the device thermal stress under LVRT; however, it introduces extra switching events, and the NP control method will compromise the thermal relieving effects. The problems of the 3L-NPC converter may raise the uncertainty and restrict the availability of this converter topology in the application of wind turbines.
In this paper, the loss and thermal distribution among the power semiconductors of the 3L-NPC inverter are first investigated; the analysis is focusing on the application of 10-MW wind turbines which are undergoing the LVRT condition. Afterward, a series of new space vector modulation (SVM) sequences which aim to reduce the stress of the "hottest" power devices and more equal thermal distribution is proposed. The NP potential control performances for the proposed modulation methods are also evaluated. 
II. THERMAL DISTRIBUTIONS OF 3L-NPC INVERTER UNDER LVRT
A 10-MW medium-voltage 3L-NPC wind power inverter is basically designed for a case study. As summarized in Table I , all of the power devices have a commutated voltage of 2.8 kV in order to utilize the dominant 4.5-kV high-power semiconductors available on the market, and the rated dc-bus voltage can be determined at 5.6 kV. A normal continuous SVM method for the 3L-NPC converter is applied, and the carrier frequency is typically designed to be 800 Hz in order to get an acceptable switching loss in the power devices. The output filter inductance is designed to limit the maximum current ripple to 25% of the rated current amplitude, and the filter capacitance is not taken into account. For simplicity of the analysis and to keep the analysis focus on the power loss and thermal behavior of the power semiconductors, the power grid is considered as three ideal ac voltage sources, the dc-bus capacitance is assumed high, and the transformers are assumed ideal.
The simulations are carried out based on PLECS Blockset in Simulink software [24] ; press-pack IGCT 5SHY 40L4511 from ABB (commutated voltage of 2.8 kV/maximum current of 3.6 kA, optimized for medium-frequency switching) and freewheeling diodes 5SDF 10H4503 (commutated voltage of 2.8 kV/maximum current of 4 kA, recommended by the manufacturer) are chosen as the switching devices in this case study.
As an extreme example, the inverter is set under the LVRT condition, when the grid voltage dips to 0.05 p.u., providing 100% rated reactive current to the power grid according to [7] . Because of the action of a dc-bus chopper, the dc-bus voltage during LVRT is assumed to be maintained at 10% higher than the rated value. The simulation output of the 3L-NPC inverter with normal SVM sequence in two fundamental cycles is shown in Fig. 2 . It can be seen that the output features of the converter during LVRT are quite different from the normal operation: The zero voltage level has longer dwelling time compared to the positive and negative voltage levels because of relative lower modulation index. The phase current lags 90
• to the grid phase voltage because the inverter achieves 100% rated reactive current injection (1.75 kA rms) into the power grid.
When the operating condition for the 3L-NPC wind power inverter is settled, the loss model can be applied based on the current and voltage information in the power devices. Afterward, the thermal model is applied to the loss dissipation, and the junction temperature of each power device in the 3L-NPC inverter can thereby be acquired. The loss model shares the same idea as that in [24] and [25] , which is a commonly accepted method for the loss evaluation of power semiconductor devices. The thermal models of a single switch and a clamping diode are indicated in Fig. 3 [26] , [27] , in which the thermal impedance from the junction to the case Z (j−c) is modeled as a four-layer Foster RC network, as shown in Fig. 4 , and it has to be transferred to the equivalent Cauer network for simulation [24] . Each of the thermal parameters can be found from the manufacturer datasheets, and they are summarized in Table II , where the thermal resistance R th will decide the steady-state level of the junction temperature and the time constant τ (decided by R th and thermal capacitance C th ) will decide the dynamic performance of the junction temperature; their relationship is governed by [24] τ = R th · C th .
(1) Fig. 3 . Thermal models of the used power devices. It is noted that the Foster thermal network will be automatically transferred to the equivalent Cauer RC network in PLECS Blockset for the convenience of extending the thermal impedance from case to ambient [24] . Due to the normally large thermal capacitance, the heat sink temperature is set to be 60
• C and considered constant during the converter operation. However, it may be changed depending on the operation site.
The steady-state mean junction temperature of each power device can be calculated as follows according to [26] :
T jIGCT/Diode and P IGCT/Diode represent the junction temperature and the total loss in a single IGCT or a diode, respectively, T H is the heat sink temperature, R th(j−c) is the thermal resistance of the IGCT or diode from the junction to the case, and R th(c−h) is the thermal resistance of the IGCT or diode from the case to the heat sink.
The junction temperature distribution for each power device with relation to the grid voltage is shown in Fig. 5 , in which the situations that the inverter needs to provide 100% rated reactive current are indicated. It can be seen that the thermal distribution of the 3L-NPC inverter under LVRT is quite unequal and inefficient: As the "hottest" power devices, the NPC diodes D npc and the inner switch T in have junction temperatures 15 K-25 K higher than the average level of all power devices at around 80
• C. On the other hand, the "coldest" device D in is barely loaded and has up to 40 K lower junction temperature than the "hottest" device D npc . The extreme unequal thermal distribution happens when the grid voltage dips close to zero. It is obvious that the thermal optimization target for the 3L-NPC wind power inverter under LVRT is to reduce the junction temperature in the NPC diodes D npc and the inner switch T in while, at the same time, achieving a more equal junction temperature distribution.
The loss distribution of the clamping diode D npc and the inner switch T in in the 3L-NPC inverter when the grid voltage dips to 0.05, 0.2, 0.35, and 0.5 p.u. is shown in Fig. 6 (a) and (b). It can be seen that the conduction loss in the NPC diode is slightly more dominant while the switching loss in T in is more dominant. Referring to the switching process of the 3L-NPC converter [21] , the thermal stress in D npc and T in will be effectively relieved by reducing the dwelling time of the zero voltage level (reduced conduction loss) and reducing the commutations involving the zero voltage level (reduced switching loss).
When implementing the SVM for the 3L-NPC inverter, the reference vector under extreme LVRT is mainly located in the inner hexagon of the space vector diagram. In this special area, there is one or two redundancies for each of the switching states. The switching state redundancy enables quite a lot of possibilities to arrange the "three nearest" state vectors-it is possible that some of the state vector sequence could modify the loss distribution and achieve the thermal optimization target for the 3L-NPC wind power inverter under LVRT.
III. GENERATION METHOD FOR SVM SEQUENCES
For simplicity, the sequence generation method is demonstrated only based on sector I (0
• -60 • ) in the space vector diagram for the 3L-NPC converter, and the other sectors will share similar analysis. The detailed information of sector I is shown in Fig. 7 , in which each of the state vector groups and subregions (A-D) is illustrated. As mentioned before, the voltage reference vector V ref in this sector is mainly located in region A under extreme LVRT condition. The reference can be synthesized by the three nearest state vectors: one from the redundant short vector group 211/100 (red), one from the other redundant short vector group 221/110 (blue), and one from the redundant zero vector group 000/111/222 (black). The numbers "2," "1," and "0" of the state vectors represent that a certain phase is connected by the converter to the positive dc bus, the NP, and the negative dc bus, respectively [21] , [28] - [30] .
It is interesting that, when using all of the state vectors including the redundant ones in region A to synthesize the reference vector V ref , the sequence arrangement is unique if the least switching process and symmetric pulses for each phase are realized, as shown in Fig. 8 . All of the state vectors in region A are visited without unnecessary switching processes and abrupt voltage level changes: The output voltage level in each phase gradually changes from negative to zero and then from zero to positive (the reverse fashion is from positive to zero and then to negative). Other applicable modulation sequences can be generated by eliminating some redundant state vectors in the "complete" vector sequence.
However, the sequence generation method must follow the following two criteria.
1) At least one state vector from each of the "three nearest" redundant vector groups has to be used in order to synthesize the desired reference voltage. 2) The state vectors have to be arranged in reverse fashion over one carrier cycle in order to smoothly connect with the succeeded vector sequence without extra switching processes. An example of this vector sequence generation method is demonstrated in Fig. 9 , in which the most commonly used • ) of sector I are generated. It is noted that the gray blocks in Fig. 9 indicate the eliminated redundant state vectors, and the used state vectors are arranged within one switching cycle. It can be seen that the two sequence generation criteria are satisfied.
IV. THERMAL REDISTRIBUTION MODULATIONS FOR 3L-NPC INVERTER UNDER LVRT

A. Basic Principles
As mentioned before, the thermal optimization modulation target is to reduce the dwelling time of the zero voltage level or decrease the commutations involving the zero voltage level.
Based on the proposed generation method for modulation sequences, a series of special modulation sequences is of interest.
In order to reduce the output time for the zero voltage level of the 3L-NPC inverter during LVRT, one effective way is to reduce the activating time for the zero state vector "111" (because vector 111 outputs zero voltage level for all of the three phases). Fig. 10(a) indicates a special modulation sequence which allocates the "complete" vectors in Fig. 8 within two switching cycles; it is called optimized sequence 1 (O1) for convenience. In the normal SVM sequence shown in Fig. 9 , the dwelling time for the zero vector is all occupied by 111, while in the O1 sequence, the zero vector is shared by 000, 111, and 222, which means that the output time for 111 in the O1 sequence is reduced, and partly replaced by the equivalent vectors 000 and 222. The output waveforms of the O1 sequence are shown in Fig. 10(b) ; it can be seen that the output voltage of this modulation sequence alternates between positive, zero, and negative voltage levels within neighboring switching cycles, which is quite different from the traditional three-level output pattern of the 3L-NPC converter as indicated in Fig. 2 . However, the amplitude and phase angle of the load current is kept unchanged.
Another direct and basic idea is trying to avoid using the state vector "111" based on the "complete" sequence, as shown in Fig. 10(c) , which is called optimized sequence 2 (O2) for convenience. It can be seen that the sequence generation criteria are satisfied and the zero state vector 111 is totally replaced by the equivalent state vectors 000 and 222. The output waveforms of the O2 sequence are shown in Fig. 10(d) , in which the widths of both positive and negative output voltage pulses are expanded compared to the O1 sequence-which means further reduced dwelling time for the zero voltage level.
In order to reduce the commutations involving the zero voltage level, the third modulation sequence is generated in Fig. 10(e) , which eliminates the zero state vectors 000 and 222 and is called optimized sequence 3 (O3) for convenience. It can be seen that, for the O3 sequence, the commutations from the zero to the positive voltage level in phase C and the commutations from the zero to the negative voltage level in phase A are avoided in sector I (0 • -60 • ). The decreasing commutation times will benefit the switching loss reduction in the 3L-NPC inverter during LVRT. The output waveforms of the O3 sequence are shown in Fig. 10(f) , in which there are less output voltage pulses compared to the O1 and O2 sequences-which means reduced commutation times and less switching loss in D npc and T in .
It is noticed that, because there is redundancy for each of the state vectors, all the used vectors in the proposed sequences are arranged within two switching cycles rather than one, as indicated at the bottom in Fig. 10(a) , (c), and (e), respectively. As a result, compared to that of the normal sequence, the equivalent switching frequency in the proposed sequences is not further increased particularly for O1 and O2.
For better understanding the proposed SVM sequences in the form of carrier-based modulation, they are transferred to the voltage references/duty ratio for the inner and outer switches of the 3L-NPC converter, as shown by D Tout and D Tin in Fig. 11 . It can be seen that, compared to the normal sequence in Fig. 11(a) , the O1 and O2 sequences generally move the level of voltage references, introducing larger duty ratio for the outer switch and smaller duty ratio for the inner switch; this will lead to a longer dwelling time for the positive/negative voltage output and reduce the dwelling time of the zero voltage output. In respect to the O3 sequence, the duty ratio is very similar to that of the normal sequence, but a deviation can be found around the time for zero crossing of the voltage reference-this means that the dwelling time for the zero voltage output is not significantly reduced. The O3 sequence is very similar to the modulation sequence proposed in [31] and [32] .
B. NP Potential Control and THD
In order to analyze the control ability of the NP potential by the proposed modulation sequence, the NP current i NP which is the main reason for the dc-bus imbalance will be focused. The used state vectors and their corresponding i NP for each of the modulation sequences are summarized in Table III . It can be seen that, under the ideal condition, all of the proposed sequences will utilize the short vectors having zero accumulated i NP over a switching cycle. The difference is only for the zero vectors which have no impact on the NP current. Therefore, the positive and negative dc buses can naturally be balanced in the proposed three sequences without any active methods.
In case of nonideal situations, e.g., unbalanced load, the i NP will be disturbed in the 3L-NPC converter. It is well known that, for the normal SVM sequence, the average i NP can be controlled at zero by adjusting the time proportion of redundant vectors [33] - [35] . However, according to Table III, in the normal sequence, only one short vector (short 1) has redundancy, and the other (short 2) does not; therefore, the NP current control ability is limited by just half control freedom. It is also proven in [33] that the NP potential control can be only effective under certain power factors and modulation indexes. As for the proposed three sequences O1, O2, and O3, both of the used short vectors have redundancies, which means full control freedom for the NP current; therefore, it is possible to achieve zero i NP within one switching cycle under all power factors and applicable modulation indexes. Consequently, the NP potential control ability of all the proposed modulation sequences should be better than that of the normal SVM sequence. Nevertheless, the proposed modulation sequences particularly O2 and O3 have no total harmonic distortion (THD) improvements compared to the normal sequence. This can be also observed from the load current waveforms in Fig. 10(d) and (f), where the current distortions in the O2 and O3 sequences are actually more than that in the normal sequence in Fig. 2 . However, it is noted that, under the LVRT operation, which is an abnormal condition and normally lasts up to few seconds, the first control target is to make the grid converter survive when withstanding the grid voltage dips and providing large amount of reactive power support; therefore, under the LVRT, THD is relatively less important performance for the wind power converter.
C. Loss and Thermal Performances
The loss distributions of the 3L-NPC wind power converter under LVRT when utilizing the normal and optimized vector sequences are compared in Fig. 12(a) , where D con and T con are the conduction losses in the diode and IGCT, respectively, and D sw and T sw are the switching losses in the diode and IGCT, respectively. The comparison of the steady-state mean junction temperature distributions is shown in Fig. 12(b) , where the optimized sequence enabling i NP balance proposed in [23] is also indicated for comparison (called A1A2 for simplicity). It can be seen that the optimized sequences O1, O2, and O3 all   TABLE IV  PARAMETERS FOR THE EXPERIMENTAL SETUP OF THE 3L-NPC CONVERTER achieve the loss and thermal redistribution among the power devices; the stress of D npc and T in can be relieved under LVRT operation. The mean junction temperature reductions in the most stressed devices D npc and T in are estimated to be up to 12 K and 8 K, respectively, when O2 modulation is applied. Moreover, the O3 sequence shows another advantage in reducing the stress in T out and D out by 3 K and 5 K, respectively. It is noted that the optimized sequence A1A2 in [23] has a similar thermal distribution as O2.
The dynamic thermal performance of the 3L-NPC wind power inverter which goes from normal operation to extreme LVRT and then back to normal operation can also be simulated. The junction temperature of each power device when applying different modulation methods during LVRT is shown in Fig. 13 . If the O1 and O2 modulation methods are applied, as shown in Fig. 13(b) and (c), the maximum junction temperatures in D npc and T in are both reduced compared to that in the normal modulation in Fig. 13(a) . On the other hand, the O3 modulation sequence shows more ability to reduce the junction temperatures in T out and D out compared to the O1 and O2 modulation methods.
The optimal sequence in respect to the thermal redistribution under LVRT depends on many factors like the voltage/ power level, the switching frequency, the heat sink design, and the used power switching devices [36] . Generally speaking, the O2 sequence shows better thermal performance where the conduction loss is dominant, like the application with high power and low switching frequency. On the other hand, the O3 sequence may show better thermal performance if the switching loss is dominant like the application with low power and high switching frequency. However, the preferred modulation sequence under LVRT should be evaluated case by case.
It is noted that the proposed sequences are trying to move the loss from the most stressed devices to the less stressed ones. Although the total loss in the devices might not be significantly reduced, the loss distribution is more equal, and the maximum junction temperature of the most stressed devices can be reduced during LVRT. The more equal thermal distribution and the maximum temperature limitation can be also observed from the dynamic thermal change in Fig. 13 . The resulting maximum junction temperature reduction in the most stressed power devices may contribute to the lifetime extension of the converter according to, e.g., the important Coffin-Manson lifetime model [37] .
V. EXPERIMENTAL RESULTS
The proposed modulation sequences are validated on a downscale 3L-NPC converter, whose parameters are indicated in Table IV . It can be seen that a special RL passive load is used to simulate the LVRT operating condition for the grid-connected converter with a large amount of reactive power (θ = 80
• ) and a low modulation index (m = 0.3).
The converter outputs with different modulation sequences based on the setup are shown in Fig. 14 , where the line-toline voltage pulses (blue), phase voltage pulses (red), and load current (green) are indicated. It can be seen that the different modulation sequences can achieve similar line-to-line voltage and load current, but the phase voltages are significantly different when various modulation sequences are applied; this agrees with the simulation results in Fig. 10 . Fig. 15 indicates the experimental NP current of the 3L-NPC converter when different modulation methods are applied; it is noted that the active NP current control is not active. For clarity, both the instantaneous NP current i NP and its switchingcycle-averaged value i NPave are indicated. It can be seen that the i NPave 's in the proposed modulation sequences O1-O3 are almost eliminated, while the normal modulation sequence has acuminated zero i NPave which oscillates at 0.2-p.u. amplitude and three times of the fundamental frequency.
VI. CONCLUSION
According to the investigations in this paper, the thermal optimization target for the 3L-NPC wind power inverter under extreme LVRT is to reduce the junction temperatures in the NPC diode and the inner switch, which are the hottest power devices of the whole inverter system. By the proposed insight generation method for the modulation sequence of the 3L-NPC inverter, it is possible to develop a series of different thermal optimized modulation sequences. Compared to the normal modulation sequence, the proposed thermal redistribution modulation sequences, which all enable full NP potential control ability, can effectively reduce the dwelling time or the commutations involving the zero voltage level output, achieving a more equal thermal distribution and relieving the hottest power devices under extreme LVRT operation of the 3L-NPC inverter. The proposed thermal optimized modulation methods are particularly feasible during the LVRT operation, where the modulation index is relatively low and more redundant switching states can be utilized.
It is noted that the thermal improvements by the proposed modulation methods during LVRT depend a lot on the design of the heat sink system and the used power switching devices, which may change the thermal distribution and the loading level in the most stressed devices, as analyzed in [36] . Therefore, the preferred modulation sequences in respect to the thermal redistribution under LVRT need to be evaluated case by case.
